Upload
Featured Recent Articles Topics Login Upload

Search Results for ''

published presentations and documents on DocSlides.

7 Series FPGA Overview
7 Series FPGA Overview
by pasty-toler
Part 1. Objectives. After completing this module,...
Real-time control with FPGA, GPU and CPU at IAC
Real-time control with FPGA, GPU and CPU at IAC
by jewelupper
Paris, 2016-01-26. 2. Contents. Introduction . Bri...
Fast and Efficient Implementation of Convolutional Neural Networks on FPGA
Fast and Efficient Implementation of Convolutional Neural Networks on FPGA
by stefany-barnette
Abhinav . Podili. , Chi Zhang, Viktor . Prasanna....
1300 Henley Court
1300 Henley Court
by alis
Pullman, WA 99163 509.334.6306 www.digilentinc.com...
Lecture 13
Lecture 13
by debby-jeon
YODA Project &. Discussion of . FPGAs. Lectur...
3D FPGA- MEANDER
3D FPGA- MEANDER
by min-jolicoeur
Abhishek. . Pandey. Reconfigurable Computing. EC...
Lecture 13
Lecture 13
by ellena-manuel
YODA Project &. Discussion of . FPGAs. Lectur...
High powered
High powered
by olivia-moreira
AUTOMATED COIL GUN. Group 8. Brian . Hoehn. Kwok ...
Enabling Protocol Coexistence:
Enabling Protocol Coexistence:
by marina-yarberry
High-Level . Hardware-Software Co-design of . Fle...
FPGA Programming for Real Time Analysis of Lidar
FPGA Programming for Real Time Analysis of Lidar
by lindy-dunigan
Systems. Dr. Sameh Abdelazim. Assistant Professor...
IAPP - FTK workshop – Pisa 11-15 march, 2013
IAPP - FTK workshop – Pisa 11-15 march, 2013
by slygrat
Marco Piendibene – . University. . of. Pisa &a...
Lecture 13 YODA Project &
Lecture 13 YODA Project &
by titechas
Discussion of . FPGAs. Lecturer:. Simon Winberg. D...
Acceleration of Frequent
Acceleration of Frequent
by welnews
Itemset. Mining on FPGA Using . SDAccel. and . V...
Test Boards Design for LTDB
Test Boards Design for LTDB
by CuteAsACupcake
Xueye. Hu, . Hucheng. Chen, Joe Mead. USTC &...
1 Digital Circuit Implementation Issues
1 Digital Circuit Implementation Issues
by cora
PLAs, PALs, ROM’s, FPGA’s. ·.       . Pa...
Power Analysis Theory and testing to IEC62301/EN50564
Power Analysis Theory and testing to IEC62301/EN50564
by pasty-toler
N4L PPA Series – Basics of Power measurement. B...
Modernizing Power Grids with Distributed Intelligence and Smart Grid-Ready Instrumentation
Modernizing Power Grids with Distributed Intelligence and Smart Grid-Ready Instrumentation
by olivia-moreira
Barry Myers, . National Instruments. District Sal...
What are FPGA Power Management Software Options?
What are FPGA Power Management Software Options?
by marina-yarberry
Objectives. After completing this module, you wil...
Power Estimation
Power Estimation
by phoebe-click
Xilinx Training. Welcome. If you are new to FPGA ...
Measuring the Power Efficiency of Subthreshold FPGAs for
Measuring the Power Efficiency of Subthreshold FPGAs for
by conchita-marotz
Implementing Portable Biomedical Applications. Sh...
Modeling Considerations for the
Modeling Considerations for the
by stefany-barnette
Hardware-Software Co-design of . Flexible Modern ...
THAWS: Automated Design and Deployment of Heterogeneous Wireless Senso
THAWS: Automated Design and Deployment of Heterogeneous Wireless Senso
by mitsue-stanley
MCU Memory Sensor/Actuator Radio Power source FPGA...
Argos
Argos
by marina-yarberry
Clayton W. . Shepard. Hang Yu, . Narendra. . Ana...
Andrew W. Rose, Gregory M. Iles
Andrew W. Rose, Gregory M. Iles
by debby-jeon
Imperial College, London. Experience powering Vir...
Harris
Harris
by olivia-moreira
Heatsink. Test Rig. Patrick . Armengol. – . C...
M. Alsafrjalani
M. Alsafrjalani
by mitsue-stanley
D. . Dzenitis. . Runtime PR for Software Radio. ...
PARTIAL RECONFIGURATION USING FPGAs:
PARTIAL RECONFIGURATION USING FPGAs:
by stefany-barnette
. ARCHITECTURE. 1. Agenda. Introduction....
FPGA
FPGA
by alexa-scheidler
Architecture, timing, Software. Mose. Wahlstrom....
ATLAS Pixel Upgrade Phase 0 (IBL)
ATLAS Pixel Upgrade Phase 0 (IBL)
by pamella-moone
ACES Workshop 2014. 18.-20.03.2014, CERN. T. . Fl...
Low-Power FPGA Designs
Low-Power FPGA Designs
by giovanna-bartolotta
POWERdesigner Q1 =D xNsxV 2100V Dual Interleaved A...
FPGA
FPGA
by debby-jeon
Architecture, timing, Software. Mose. Wahlstrom....
DCS for Horizontal
DCS for Horizontal
by lindy-dunigan
Timing Detectors. CTPPS . Motherboard. Horizontal...
Measure Twice and Cut Once:
Measure Twice and Cut Once:
by tawny-fly
Robust Dynamic Voltage Scaling for FPGAs. Ibrahim...
Objectives and Key
Objectives and Key
by olivia-moreira
Challenges:. Cross strip (XS) MCP . photon-counti...
Measure Twice and Cut Once:
Measure Twice and Cut Once:
by myesha-ticknor
Robust Dynamic Voltage Scaling for FPGAs. Ibrahim...
Description of Class Projects
Description of Class Projects
by alida-meadow
Spring 2017. Marek Perkowski. There is similarity...
FPGA Architecture, timing, Software
FPGA Architecture, timing, Software
by olivia-moreira
Mose. Wahlstrom. Lattice Research & Developm...
FPGA Architecture, timing, Software
FPGA Architecture, timing, Software
by tatyana-admore
Mose. Wahlstrom. Lattice Research & Developm...
3 rd ATTRACT TWD Symposium in Detection and Imaging
3 rd ATTRACT TWD Symposium in Detection and Imaging
by cheeserv
Tripolis. , 31 May-1 June 2017. Node-X. : A networ...
Ruggedized High-Speed Camera Module
Ruggedized High-Speed Camera Module
by evadeshell
Project Description . Design and develop a camera...